


N.A.T.Eth29-G

TechnicalReferenceManualV1.5


HardwareRevision1.1



N.A.T.Eth29-Ghasbeendesignedby:

**N.A.T.GmbH
Kamillenweg22
D-53757SanktAugustin
Phone:++49/2241/3989-0
Fax:++49/2241/3989-10**

**E-Mail:support@nateurope.com
Internet:http://www.nateurope.com**



Disclaimer

The following documentation, compiled by N.A.T. GmbH (henceforth called N.A.T.), represents the current status of the product's development. The documentation is updated on a regular basis. Any changes which might ensue, including those necessitated by updated specifications, are considered in the latest version of this documentation. N.A.T. is under no obligation to notify any person, organization, or institution of such changes or to make these changes public in any other way.

We must caution you, that this publication could include technical inaccuracies or typographical errors.

N.A.T. offers no warranty, either expressed or implied, for the contents of this documentation or for the product described therein, including but not limited to the warranties of merchantability or the fitness of the product for any specific purpose.

In no event will N.A.T. be liable for any loss of data or for errors in data utilization or processing resulting from the use of this product or the documentation. In particular, N.A.T. will not be responsible for any direct or indirect damages (including lost profits, lost savings, delays or interruptions in the flow of business activities, including but not limited to, special, incidental, consequential, or others similar damages) arising out of the use of or inability to use this product or the associated documentation, even if N.A.T. or any authorized N.A.T. representative has been advised of the possibility of such damages.


The use of registered names, trademarks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations (patent laws, trademark laws, etc.) and therefore free for general use. In no case does N.A.T. guarantee that the information given in this documentation is free of such third-party rights.

Neither this documentation nor any part thereof may be copied, translated, or reduced to any electronic medium or machine form without the prior written consent from N.A.T. GmbH.

This product (and the associated documentation) is governed by the N.A.T. General Conditions and Terms of Delivery and Payment.


Note:

The release of the Hardware Manual is related to a certain HW board revision given in the document title. For HW revisions earlier than the one given in the document title please contact N.A.T. for the corresponding older Hardware Manual release.




TableofContents

1	BOARDSPECIFICATION	7
2	STATEMENTONENVIRONMENTALPROTECTION.....	8
2.1	COMPLIANCETO ROHS DIRECTIVE.....	8
2.2	COMPLIANCETO WEEE DIRECTIVE.....	8
2.3	COMPLIANCETO CE DIRECTIVE.....	9
3	INTRODUCTION	10
3.1	TECHNICAL SPECIFICATIONS.....	11
4	HARDWAREDESCRIPTION.....	13
4.1	ETH29-G – LOCATION OVERVIEW	13
4.2	VMEBUS INTERFACE	14
4.3	PROCESSOR BLOCK – FREESCALE POWERQUICC II PRO.....	14
4.4	NETWORK INTERFACE.....	14
4.5	DUAL-PORTED RAM.....	15
4.6	REAL TIME CLOCK SUPPORT.....	15
4.7	SERIAL LINE INTERFACES	15
4.8	USB INTERFACES.....	15
5	ETH29-G-JUMPERSETTINGS.....	16
5.1	SETTINGTHE BOARD’S BASE ADDRESS	16
5.2	SETTINGTHE VMEBUS INTERRUPT VECTOR/LEVEL	16
5.3	BDM TEST CONNECTOR	16
6	THEETH29-GFRONT-PANEL	18
6.1	RESET SWITCH	19
6.2	BOARD STATUS INDICATOR LEDs	19
6.3	NETWORK INDICATOR LEDs	19
6.4	RS232 INTERFACES - S1AND S2.....	20
6.5	USB CONNECTORS.....	20
6.6	10/100/1000 BASET CONNECTORS	21
7	ADDRESSRANGES	22
7.1	VMEBUS – ADDRESSES	22
7.2	POWERQUICC II PRO CPU - MEMORY MAP	23
7.3	POWERQUICC II PRO CPU - IRQ MAP	23
8	REGISTERS.....	24
8.1	ACCESSING MAILBOXAND SOFTWARE-RESET LOCATIONS	24
8.2	FPGAINTERNAL REGISTERS.....	25
8.2.1	<i>FPGAVersionRegister</i>	25
8.3	CPLDINTERNAL REGISTERS.....	25
8.3.1	<i>PCBVersionRegister</i>	25
8.3.2	<i>CPLDVersionRegister</i>	25
8.3.3	<i>CPLDStatus/ControlRegister1</i>	26
8.3.4	<i>CPLDStatus/ControlRegister2</i>	26
8.3.5	<i>CPLDStatus/ControlRegister3</i>	27



9	BUSINTERRUPTERMODULE.....	28
10	KNOWNBUGS.....	29
	APPENDIXA:REFERENCEDOCUMENTATION	30
	APPENDIXB:DOCUMENT'SHISTORY	31




ListofTables

TABLE1:	NAT-ETH29-GFEATURES	7
TABLE2:	BDMTESTCONNECTOR	16
TABLE3:	PROGRAMMABLEGLEDS	19
TABLE4:	PROGRAMMABLENETWORKLEDS	19
TABLE5:	RS232CONNECTORS	20
TABLE6:	USBCONNECTORS	20
TABLE7:	10/100/1000BASETCONNECTORS	21
TABLE8:	VMEBUS–ADDRESSES	22
TABLE9:	POWERQUICCIIPROCPU-MEMORYMAP	23
TABLE10:	POWERQUICCIIPROCPU-IRQMAP	23
TABLE11:	FPGAVERSIONREGISTER	25
TABLE12:	PCBVERSIONREGISTER	25
TABLE13:	CPLDVERSIONREGISTER	25
TABLE14:	CPLDSTATUS/CONTROLREGISTER1	26
TABLE15:	CPLDSTATUS/CONTROLREGISTER1	26
TABLE16:	CPLDSTATUS/CONTROLREGISTER1	27

ListofFigures


FIGURE1:	ETH29-G–LOCATIONOVERVIEW	13
FIGURE2:	THEETH29-GFRONT-PANEL	18



1 BoardSpecification

Table1: NAT-ETH29-GFeatures

PowerConsumption	5V/1.7Amax. (<i>WithoutcurrentdrawonUSBConnectorpower Pins</i>)	
Environmental Conditions	Temperature(operating):	0°Cto+50°Cwithforcedcooling
	Temperature(storage):	-40°Cto+85°C
	Humidity:	10%to90%rhnoncondensing
MTBFcalculation	5.10yearsat25°C(MIL217F)	
StandardsCompliance	ANSI/VITAVMEBUSSpecification	
ProductSafety	TheboardcomplieswithEN60950and	UL1950



2 Statement on Environmental Protection

2.1 Compliance to RoHS Directive


Directive 2002/95/EC of the European Commission on the "Restriction of the use of certain Hazardous Substances in Electrical and Electronic Equipment" (RoHS) predicts that all electrical and electronic equipment being put on the European market after June 30th, 2006 must contain lead, mercury, hexavalent chromium, polybrominated biphenyls (PBB) and polybrominated diphenylethers (PBDE) and cadmium in maximum concentration values of 0.1% respectively 0.01% by weight in homogenous material only.

As these hazardous substances are currently used within semiconductors, plastics (i.e. semiconductor packages, connectors) and soldering in many hardware products affected by the RoHS directive if it does not belong to one of the groups of products exempted from the RoHS directive.

Although many of hardware products of N.A.T. are exempted from the RoHS directive it is a declared policy of N.A.T. to provide all products fully compliant to the RoHS directive as soon as possible. For this purpose since January 31st, 2005 N.A.T. is requesting RoHS compliant deliveries from its suppliers. Special attention and care has been paid to the production cycle, so that wherever and whenever possible RoHS components are reused with N.A.T. hardware products already.

2.2 Compliance to WEEE Directive

Directive 2002/95/EC of the European Commission on "Waste Electrical and Electronic Equipment" (WEEE) predicts that every manufacturer of electrical and electronic equipment which is put on the European market has to contribute to the reuse, recycling and other forms of recovery of such wastes so as to reduce disposal. Moreover this directive refers to the Directive 2002/95/EC of the European Commission on the "Restriction of the use of certain Hazardous Substances in Electrical and Electronic Equipment" (RoHS).



Having its main focus on private persons and household electronic equipment the directive also affects business-to-business relationships. This pay tribute to the fact with industrial use integrated into larger and more complex environments or systems that cannot easily be split up again when it comes to their disposal at the end of their lifecycles.

old using such electrical and household has a greater flexibility in use. The private person and household has a greater flexibility in use. The private person and household has a greater flexibility in use.

As N.A.T. products are solely sold to industrial customers, by special arrangement at the time of purchase the customer agreed to take the responsibility for a WEEE compliant disposal of the used N.A.T. product. Moreover, all N.A.T. products are marked according to the directive with a crossed out bin to indicate that these products within the European Community must not be disposed with regular waste.

stomers, by special arrangement at the time of purchase the customer agreed to take the responsibility for a WEEE compliant disposal of the used N.A.T. product. Moreover, all N.A.T. products are marked according to the directive with a crossed out bin to indicate that these products within the European Community must not be disposed with regular waste.


If you have any questions on the policy of N.A.T. or of the European Commission on the "Restriction of Substances in Electrical and Electronic Equipment" (RoHS) or the Directive 2002/95/EC of the European Commission "Waste Electrical and Electronic Equipment" (WEEE) please contact N.A.T. by phone or e-mail.

egarding the Directive 2002/95/EC of the European Commission "Waste Electrical and Electronic Equipment" (WEEE) please contact N.A.T. by phone or e-mail.

2.3 **Compliance to CE Directive**

Compliance to the CE directive is declared. A 'CE' sign can be found on the PCB.

sign can be found on the PCB.



3 Introduction


The Eth29-G is an intelligent high performance VMEbus Ethernet controller board. It has been designed to support high data transfer rates with a minimum of impact on the system load of the host system.

The board combines a true 32-bit architecture with a powerful RISC processor to enable the utilization of the Ethernet network's maximum throughput. A Freescale PowerQUICC II Pro processor handles all of the local network protocol support layer 4 and thus enables an effective transfer rate of up to 30 MByte/sec with all network protocols.

The Eth29-G board supports all of today's standard protocols (TCP/IP, DECNet, ISO/OSI protocol) and is prepared for tomorrow's demands. All of the N.A.T. network protocols are based on N.A.T.'s Universal Protocol Stack Architecture (UPSA) which supports the simultaneous and independent execution of different network protocols on the Eth29-G board.

The Eth29-G handles the processor-intensive network protocols onboard. Thus, the system's main processor is free and the real-time capability of the system is undiminished by even high network traffic. The board's VMEbus interface achieves short bus cycles through the use of intelligent access modes. Thus, high network data transfer rates are also achieved with standard (D16) CPU boards that provide no support for Block-Transfer or DMA.

The Eth29-G board is delivered with the multi-tasking kernel OK1 (Open Kernel 1). OK1 supplies all of the operating system resources required by the network software. For a detailed description of the OK1 kernel please refer to the "N.A.T. OK1 Reference Manual".



3.1 Technical Specifications

Bus Interface:

- VMEbus Rev.C1, ANSI/IEEE STD1014-1987
- D32/A32, D16/A24
- all standard and extended addressing modes
- Block mode data transfers
- VMEbus interrupter and Mailbox IRQs
- Auto Slot ID cycles support

Processor:


- Motorola PowerQUICC II Pro

CPU-Type	Speed	
MPC8347(E)VRALF	667MHz	optional
MPC8347(E)VRAGD	400MHz	optional
MPC8343(E)VRAGD	400MHz	assembled(standard)

- e300 Core
- 32KByte Data- and 32KByte Instruction Cache
- Floating Point Unit
- Security Engine (E-Versions)
- 4-channel DMA controller
- DRAM Controller, supports DDR SDRAM
- Local Bus controller, supports SRAM, SDRAM, EDO and paged mode DRAM
- 2 Universal Synchronous/Asynchronous Receiver/Transmitters (UART)
- 816-Bit General-Purpose Multimode Timers
- Dual 3-speed Ethernet Controller (10/100/1000)
- Dual USB 2.0 multi-port host controller
- Dual I²C®-Compatible Bus
- 32-bit PCI Interface, host and agent mode
- programmable Interrupt controller
- System Debug Support
- Clock Multiplied PLL
- upto 64 general-purpose parallel I/O ports

Memory:

- Communication RAM: 4MB dual ported RAM
- Processor RAM: 64MB DDR SDRAM (optional upto 256 MB)
- 16MB Flash EEPROM for on board firmware, 512KB Flash back FLASH



Network:

- RGMII dual 3-speed Ethernet PHY Broadcom BCM5482
- 10/100/1000 Mbittwistedpairinterface 10BaseT, 100BaseT, 1000BaseT

I/O:

- 2 serial Line Interfaces RS232
- 2 USB 2.0 multi-port host/agent Interfaces

Protocols:


- TCP/IP
- DECNet
- ISO/OSI
- OS-9Net
- simultaneous handling of different protocols on board

Host Driver Support:

- OS9
- VxWorks

Throughput:

- tbd





4 HardwareDescription

Thischaptercontainsabriefdescriptionofthefu nctionalblocksoftheEth29-Gboard.

4.1 Eth29-G-LocationOverview

Figure1: Eth29-G-LocationOverview





4.2 VMEbusInterface


The VMEbus interface on the Eth29-G Ethernet board (ANSI/IEEE STD1014-1987). In the basic configuration, the Eth29-G is a slave board. The board can be operated in either D32/A32 or D16/A24 modes. It supports all standard and extended address modes. It always occupies a 4 MByte address range on the VMEbus (factory setting), which also includes cells for mailbox interrupts and a software reset (see chapter 7). The board can trigger a level 1-7 VME bus vector interrupt. Additionally, the new generation Eth29-G Boards will support the Auto Slot ID cycle according to the VME64 specification. This includes an area of memory where configuration and version information are stored (even if the Auto Slot ID mechanism is not used). This memory area is accessible from the VMEbus side.

4.3 ProcessorBlock–FreescalePowerQUICCIIPro

The Freescale PowerQUICC II Pro[®], MPC8343/MPC8347, are high performance, low-cost, highly integrated microprocessors, designed for embedded control applications, which combine an e300 processor core with two Multiply Accumulate (MAC) units, 32- or 64-bit DDR SDRAM controller, DMA controller, timers, and parallel and serial interfaces. The PowerQUICC II Pro[®] packaging provides common system functions on chip, and glueless interfaces to 8-, 16-, and 32-bit (S)DRAM, SRAM, ROM, and I/O devices. For further information, please refer to the devices' User's Manual, listed under Appendix A at the end of this document.

4.4 NetworkInterface

The Eth29-G board comes with an interface to connect 2 RJ45 connectors for 10/100/1000 Base T interfaces. All network connectors are located on the board's front-panel. The dual 3-speed Broadcom BCM5482, which has a RGMII interface, is used as the Ethernet PHY. The processor can communicate with the integrated Ethernet Controller as a slave device or by DMA transfer, with the network packets being written to and read from the multiport RAM. For further information, please refer to the devices' User's Manual, listed under Appendix A at the end of this document.



4.5 Dual-portedRAM

Communication between the VMEbus interface, onboard processor and integrated network controller is done via a fast dual-ported RAM which can be accessed simultaneously from all ports. The multiport RAM is equipped with 4 MByte of SRAM. All N.A.T. network protocols are written to use the minimum number of copy operations; thus, user data that is written by the master CPU board into the dual-port RAM can be transferred by the integrated Ethernet controller using DMA transfers directly to the network. For further information please refer to the device User's Manual, listed under Appendix A at the end of this document.

4.6 RealTimeClockSupport


For special applications requiring onboard date/time information a real time clock can be equipped.

4.7 SerialLineInterfaces

Along with the network interface, the Eth29-G also has two serial (RS232) ports S1 and S2. The serial ports can be used as needed (e.g., for serial line IP, or for debug purposes). They are connected to the DUART/Opins of the PowerQUICC II Pro through a USB3300 DualPHY.

4.8 USBInterfaces

The Eth29-G also has two USB 2.0 serial ports S3 and S4. They are master- and slave capable. If used as master, they may supply up to 500mA at +5V to each of the 2 interfaces. They connect to the USB/Opins of the PowerQUICC II Pro through a USB3300 DualPHY. For further information please refer to the device User's Manual, listed under Appendix A at the end of this document.



5 Eth29-G-JumperSettings

The Eth29-G has been designed to adapt to a customers system by a minimum of hardware switches and jumpers. The location of the switches and jumpers is shown in section 4.1, "Eth29-G-LocationOverview".

rs system by a minimum of hardware and jumpers is shown in section 4.1,

5.1 SettingtheBoard’sBaseAddress

The board’s VMEbus base address is set within the 32 bit address range using the hexadecimal rotary switches SW4-SW2. SW4 is used to set the 4 higher order bits (A31-A28)andSW2setsthe4lowerbits(A23-A20).Thedefaultsettingis:

Baseaddress=\$50C00000

Insystemswitha24bitaddressrange,thebaseaddressissetusingSW2only.

Note: Asthesizeoftheonboarddualportmemoryis4MByte,thebaseaddressmustalways bealignedtoa4MByteaddressboundary.Sovalid valuesforrotaryswitchSW2are0,4,8,C only.

5.2 SettingtheVMEbusInterruptVector/Level


OntheEth29-GtheVMEbus interrupt vector and level is setable by software only. Any level(1–7)andanyvectorisprogrammable.

5.3 BDMTestConnector


The following table shows the pin out of the BDM connector. This connector is used for debuggingandfactorytestingonly.

Table2: BDMTestConnector

BDMPort				
		PIN		
TDO	1		2	nc
TDI	3		4	/TRST
nc	5		6	Vdd
TCK	7		8	CKSTP_IN
TMS	9		10	nc




/SRESET	11		12	nc
/HRESET	13		14	nc
CKSTP_OUT	15		16	GND




6 TheEth29-GFront-Panel

Mounted on the Eth29-G front panel are connectors for the serial and network interfaces, a resetswitch, and a number of indicator LEDs. This chapter contains a detailed description of the various components mounted on the front panel.

Figure2: TheEth29-GFront-Panel





6.1 ResetSwitch

This switch can be used to locally reset the Eth29-G board. After the reset, the board does a self-test and then initializes the basic firmware. A reset should never be made while the network is in operation, since this may have unpredictable consequences for the Master CPU.

6.2 BoardStatusIndicatorLEDs

The board indicator LEDs are showing operational status for the onboard devices. The LEDs 1-3 are programmable by application software by configuring the CPU port pins listed in the table below. The red LED labeled with 'R' is lighted when RESET is asserted.

Table3: ProgrammableGPLEDs


LED	Color	CPU-Portpin
5	green	GPIO_1_4
6	green	GPIO_1_5
7	yellow	GPIO_1_6

6.3 NetworkIndicatorLEDs

The network indicator LEDs are indicating the actual network line state. These LEDs are programmable by application software. Via registers implemented in the CPLD device, one LED per Ethernet channel can be controlled by the CPU in their color, and in its activity by the PHY's LED-outputs. The second LED per Ethernet channel is fully software programmable via CPU port pins like the table below shows.

Table4: ProgrammableNetworkLEDs

LED	Color	CPU-Portpin
Eth1A	Green/Red	GPIO_2_22
Eth1K	Green/Red	GPIO_2_23
Eth2A	Green/Red	GPIO_2_24
Eth2K	Green/Red	GPIO_2_25



6.4 RS232 Interfaces-S1 and S2

The Eth29-G has two serial (RS232) interfaces which can be used at rates up to 38400 baud. The interfaces can be used as additional communications channels (e.g., for serial line IP or other serial communications protocols). The standard settings assign S1 as the output port for the firmware's debugging and error messages. Each serial interface uses a 9-pin Sub-D connector with the following pin assignment:

Table 5: RS232 Connectors

Pin	Assignment
1	NC
2	RXD
3	TXD
4	NC
5	GND
6	NC
7	RTS
8	CTS
9	NC


6.5 USB Connectors

- The Eth29-G has two USB interfaces which support USB High Speed (480 Mbit/s), Full Speed (12 Mbit/s), and Low Speed (1.5 Mbit/s).

Each serial interface uses a 5-pin Mini-USB connector with the following pin assignment:

Table 6: USB Connectors

Pin	Assignment
1	VCC
2	D-
3	D+
4	ID
5	GND




6.6 10/100/1000BaseTConnectors

This RJ45 is provided as the interface connector for 10BaseT to 1000BaseT network connection. Its pin-out is as follows:

Table7: 10/100/1000BaseTConnectors

Pin	Assignment
1	MDI0+
2	MDI0-
3	MDI1+
4	MDI1-
5	MDI2+
6	MDI2-
7	MDI3+
8	MDI3-



7 Address Ranges


This chapter presents the Eth29-G VMEbus and PowerQUICC II Pro memory maps.

7.1 VMEbus–Addresses


The Eth29-G occupies an address range of 1 or 4 MB on the VMEbus (factory setting). When accessed from the VMEbus these addresses are seen as a 1 or 4 MB bank of RAM (multiported communications SRAM/DRAM between the CPU and the VMEbus). This memory is equipped with 4 MByte fast SRAM.

The board's base address is set using the hexadecimal address switches S1 - S3 (see section 3.1). When the board is used within a 24-bit VMEbus address range, switch S3 is used only.

Table 8: VMEbus–Addresses



The cells for the mailbox interrupt and the software reset are relocated in the upper addresses.



7.2 PowerQUICCIProCPU-MemoryMap

The CPU’s memory map is shown below in figure 3. The dualported RAM at address 0xfa000000 is used for the communication between the VMEbus, and the local PowerQUICCIProCPU.

Table9: PowerQUICCIProCPU-MemoryMap


Address	Device
0xfc000000	FlashMemory
0xe0000000	I/ODevices
0xfa000000-0xfa3fffff	dualportedRAM
0xfa0ffffc	SoftwareResetCell
0xfa0fffe0	MailboxCell
0xfae00000	BIM
0xfae00100	FPGAVersionRegister
0xfaf00000	PowerQUICCIinternalRegisters
0x0-0x07ffffff	CPUSDRAM-128MByte

7.3 PowerQUICCIProCPU-IRQMap

The following table shows the assignment of the CPU’s IRQ inputs to various on-board IRQ-sources.

Table10: PowerQUICCIProCPU-IRQMap

IRQ-Source	CPUIRQInput
IRQ3	SRAM-Bridge:IRQfromVME
IRQ4	EthernetPHYCh.1IRQ
IRQ5	EthernetPHYCh.2IRQ
IRQ6	connectedtoCOP-HeaderPin15
IRQ7	connectedtoCOP-HeaderPin8



8 Registers

8.1 AccessingMailboxandSoftware-ResetLocations

A mailbox interrupt or a software reset can be triggered by writing to the appropriate memory cell. When read, these cells appear as normal RAM and it is thus possible to read which value was previously written to trigger the event.


Since the protocol firmware zeroes the mailbox interrupt cell after servicing the interrupt, it is possible to avoid triggering a new interrupt before the previous one has been handled. This characteristic allows the mailbox-cells to be used as semaphores between the Master board and the Slaveboard.

Both cells may be accessed as byte, word, or long-word.

gereg by writing to the appropriate memory cell. When read, these cells appear as normal RAM and it is thus possible to read which value

rrupt cell after servicing the interrupt, it is possible to avoid triggering a new interrupt before the previous one has been handled. This characteristic allows the mailbox-cells to be used as semaphores between the Master board

ord.



8.2 FPGA Internal Registers

8.2.1 FPGA Version Register

This 8-Bit Register holds the FPGA Version coded in two Nibbles, so that for example 0x13 would represent Version 1.3.

Table 11: FPGA Version Register

FPGA Version–Address Offset 0x0100								
Default value 0x10								
Bit	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Func	FPGA Version Major				FPGA Version Minor			

8.3 CPLD Internal Registers

8.3.1 PCB Version Register

This 8-Bit Register holds the PCB Version coded in two Nibbles, so that for example 0x13 would represent Version 1.3.

Table 12: PCB Version Register


PCB Version–Address Offset 0x0								
Default value 0x10								
Bit	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Func	PCB Version Major				PCB Version Minor			

8.3.2 CPLD Version Register

This 8-Bit Register holds the CPLD Version coded in two Nibbles, so that for example 0x13 would represent Version 1.3.

Table 13: CPLD Version Register

CPLD Version–Address Offset 0x1								
Default value 0x10								
Bit	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Func	CPLD Version Major				CPLD Version Minor			



8.3.3 CPLDStatus/ControlRegister1

This 8-Bit Register holds the status of the Broadcom Ethernet PHY LED/Interrupt I/Os at the time of reading. Also, the colour of the PHY -controlled LEDs in the RJ45 connectors can be selected.

Table14: CPLDStatus/ControlRegister1

CPLDVersion–AddressOffset0x2								
Defaultvalue0xb								
Bit	7	6	5	4	3	2	1	0
Access	R/W	R	R	R	R	R	R	R
ResetValue	0	0	0	0	1	0	1	1
Func	LEDCOL	-	-	-	PHYpinLEDP2_2	PHYpinLEDP2_1	PHYpinLEDP1_2	PHYpinLEDP1_1

LEDCOL Colour of LED, 0=green, 1=red

PHYpinLEDP2_2 Status of PHY pin LEDP2_2

PHYpinLEDP1_1 Status of PHY pin LEDP1_1

8.3.4 CPLDStatus/ControlRegister2

This 8-Bit Register holds the status of the Broadcom Ethernet PHY LED/Interrupt I/Os as they were during last RESET when used as strapping pins, and the status of the set that can be used to reprogram them.


Table15: CPLDStatus/ControlRegister1

CPLDVersion–AddressOffset0x2								
Defaultvalue0x0								
Bit	7	6	5	4	3	2	1	0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Power-On ResetValue	0	0	0	0	0	0	0	0
Func	LEDP2_2_S	LEDP2_1_S	LEDP1_2_S	LEDP1_1_S	LEDP2_2_Reg	LEDP2_1_Reg	LEDP1_2_Reg	LEDP1_1_Reg

LEDP2_2_S Status of the PHY strapping pins during last RESET

LEDP1_1_S

LEDP2_2_Reg when this register is written for the 1st time after Power-On, the value of this bit field will be used to set up the PHY strapping pins during the next RESET (e.g. by writing the CPU RCR register).




8.3.5 CPLDStatus/ControlRegister3

This 8-Bit Register holds the status of miscellaneous strapping pins for CPU and FPGA, as they were during last RESET when used as strapping pins, and the status of the set that can be used to reprogram them.

Table16: CPLDStatus/ControlRegister1


CPLDVersion-AddressOffset0x2								
Defaultvalue0x0								
Bit	7	6	5	4	3	2	1	0
Access	R	R/W	R/W	R	R	R	R	R
ResetValue	0	0	0	0	0	0	0	0
Func	ConfDone	MSEL1	MSEL0	THERM0	LGPL5	LGPL3	LGPL1	LGPL0

- ConfDone 0=FPGAconfigurationdone
- MSEL1-0 MSELxstrappingpinsoftheAlteraCyclo neFPGA
Forfactoryuseonly.Donotalter.
- THERM0 CPUstrappingpin
- LGPL5-0 CPUstrappingpins




9 BusInterrupterModule

The Eth29-G board can trigger level 1-7 VMEbus vectored interrupts. The desired interrupt level can be set by software. The vector number is generally set by a user-modifiable program module (under OS-9, for example, the Device-Descriptor), which is passed to the firmware during initialization of the slave board and then written to the Bus Interrupter Module.




10KnownBugs

none



Appendix A: Reference Documentation

- [1] Freescale, MPC8349E PowerQUICC™ IIPro, Integrated Host Processor Family Reference Manual, Rev. 2, 12/2005
- [2] Freescale, MPC8343E PowerQUICC™ IIPro, Integrated Host Processor Hardware Specifications, Rev. 6, 11/2005
- [3] Freescale, MPC8347E PowerQUICC™ IIPro, Integrated Host Processor Hardware Specifications, Rev. 5, 10/2005
- [4] Altera, Cyclone II Device Handbook, Volume 1, Cyclone II FPGA Family Data Sheet, V2.1, Nov. 2005
- [5] Broadcom, BCM5482 Data Sheet, 10/100/1000BASE-T Gigabit Ethernet Transceiver, 5/2005
- [6] Samsung, DDR SDRAM 256MbF-die (x16), 256MbF-die DDR SDRAM Specification, Rev. 1.3, July 2005
- [7] Alliance Semiconductor, AS9C25256M2036L, AS9C25128M2036L, 2.5V 256/128K X36 Synchronous Dual-port SRAM with 3.3V or 2.5V Interface, V1.3, 9/2004
- [8] SMSC, USB3300 Hi-Speed USB Host, Device or OTG PHY with ULP I/O pin interface, Datasheet, Rev. 1.03, 5/2005



Appendix B: Document's History

Version	Date	Description	Author
1.0	26.01.2006	Initial Version	ga
1.1	25.10.2006	Adapted to HW Rev. 1.1	ga
1.2	06.06.2007	chapters 1.2. added	ga
1.3	13.10.2008	Changed chapter ordering and added Board specification chapter	ks
1.4	09.01.2009	Fixed mismatch in VME address switch documentation	te
1.5	23.01.2009	Added note about VME bus address alignment	hl